Post Created date
AVR32 UC3A/UC3B SD Card Performance
so you mean bigger cluster size should make it faster? right?
Thursday, 6 August 2009 - 19:21
AVR32 UC3A/UC3B SD Card Performance
I just tried FAT (in XP, i think it's FAT16 actually) format on my 1GB microSD card and, with 30MHz SPI speed, then I get about 1MB/0.85S writing onto existing file, so FAT is...
Monday, 3 August 2009 - 10:19
AVR32 UC3A/UC3B SD Card Performance
no, i can only use SD card
Tuesday, 28 July 2009 - 06:54
AVR32 UC3A/UC3B SD Card Performance
ok, thanks.
Monday, 27 July 2009 - 18:48
AVR32 UC3A/UC3B SD Card Performance
aha, ok, thanks, Heihopp. I will try FAT16, does XP still support FAT16 formated SD card?
Monday, 27 July 2009 - 17:05
AVR32 UC3A/UC3B SD Card Performance
hehe,yes. I just did some more test about write speed of FAT32 and it turns out that if i overwrite existing file, then the writing speed can be more than twice faster than write...
Monday, 27 July 2009 - 07:40
AVR32 UC3A/UC3B SD Card Performance
hi, Zippi, you said you got 8Mb/s with 16.5MHz SPI clock, did you used FAT32 system to access your SD card? I used FAT32 to access my SD card at 24MHz SPI speed and with function...
Saturday, 25 July 2009 - 19:28
about RA and RB register loading in capture mode of TC
please, anyone have tried to build a 32bit timer by using 2 TCs?
Saturday, 23 May 2009 - 08:50
about RA and RB register loading in capture mode of TC
anyone knows?
Wednesday, 15 April 2009 - 06:43
timing capture glitch with TC0 and TC2 forming 32bit timer
yes, the errata is noticed. My PWM period setting is according to this errata. pwm_channel2.cprd = 65536 * 2; this code should set PWM2 to output correct clock frequency to...
Wednesday, 8 April 2009 - 06:51
timing capture glitch with TC0 and TC2 forming 32bit timer
but even after the small sync error is gone, I still get the 65536 count error. I think this must be a software bug, but where???
Tuesday, 7 April 2009 - 14:33
timing capture glitch with TC0 and TC2 forming 32bit timer
now i think I found the root cause of the small single PBA cycle sync error. It's because PWM is always driven by PBA by default, but TC is always driven by 32KHz OSC, then when...
Tuesday, 7 April 2009 - 13:20

Pages