Post Created date
SAMC21N SERCOM1 I2C Master hangs when SDA and SCL linea are shorted
As already noted, I2C is fundamentally different from UART: it is inherently prone lo lock up - this is defined in the original Philips (now NXP) specification. This is why...
Friday, 20 November 2020 - 11:47
SAMC21N SERCOM1 I2C Master hangs when SDA and SCL linea are shorted
Every UART drivers I saw in the past trust the hardware they manage. They write DATA register to send a byte and trust an interrupt will fire later. If the hardware hangs and no...
Friday, 20 November 2020 - 09:55
SAMC21N SERCOM1 I2C Master hangs when SDA and SCL linea are shorted
Do you think this is a good behaviour? If it's a superloop (cooperative multitasking), every tasks is stopped waiting for I2C. Unless you write the driver without waiting loops.
Friday, 20 November 2020 - 07:52
SAMC21N SERCOM1 I2C Master hangs when SDA and SCL linea are shorted
I just noted that ASF code implement a timeout mechanism during waiting loop:   enum status_code _i2c_master_wait_for_bus( struct i2c_master_module *const module) { /*...
Thursday, 19 November 2020 - 17:34
C21N support in ASF3
malaugh wrote: How do you start your projects? I make my projects the same as you, Bare metal programming with the minimum ASF library files for a specific project, included in...
Wednesday, 11 November 2020 - 09:11
C21N support in ASF3
it's 4 years ago now! Yes, you're right. However I worked hard in the past to create a template project for some SAMC21/SAMD20 devices. In my opinion ASF3 code is very...
Tuesday, 10 November 2020 - 12:34
C21N support in ASF3
The register and field headers are not part of asf Are you sure?   https://github.com/avrxml/asf/tr...  
Tuesday, 10 November 2020 - 12:27
SAM D20: DFLL48 in closed or open loop mode?
I couldn't find any electrical characteristic for DFLL48M used in open-loop mode. Mainly I'm interested in accuracy and variation of the frequency with temperature and supply...
Wednesday, 6 March 2019 - 11:24
SAMD20 and DFLL48 with external 32k crystal: fine lock sometime isn't reached
I tried with Atmel Start too that generates a completely different code from Atmel Software Framework. However the problem appears again.   Of course I'm using a custom board...
Wednesday, 6 March 2019 - 11:23
SAM D20: DFLL48 in closed or open loop mode?
Yes, this is the last solution that I'm going to try. I already use watchdog in the project, but I enable it after system_init() because of many loops during clock sync. I'll try...
Sunday, 3 March 2019 - 17:32
SAMD20 and DFLL48 with external 32k crystal: fine lock sometime isn't reached
Interesting I'm not the only one that encountered this problem. Atmel/Microchip guys should reply and give an official answer.   I don't know your point of view, but this is...
Sunday, 3 March 2019 - 17:29
SAMD20: again on register synchronization and bus stall
I have another problem with RTC.   When I need to set another COUNT value, I can use RTC->MODE0.COUNT.reg = newvalue. However this instruction could take too much...
Thursday, 3 May 2018 - 10:44

Pages