Below I give an example of a simple task (sending data through SPI) which is processed with maximal speed (SPI sends 10Mb/s at f_cpu=20MHz, m644p) while processing ISRs without latency. The task is actually not interrupted at any moment (SPI sends without bit spaces) but mirrored in ISRs.
Does anybody know how such meshing of codes is named?