Taking Osccal to extremes

Log in or register to post comments
Go To Last Post
2 posts / 0 new
Author
Message
RickB
RickB's picture
Level: Posting Freak
Joined: Sun. Jan 30, 2005
Posts: 1347 View posts
Location: Junction City, OR USA
#1
Posted by RickB: Sun. Jun 12, 2011 - 07:40 PM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

A discussion on taking Osccal to extremes.

http://mcselec.com/index2.php?option=com_forum&Itemid=59&page=viewtopic&t=9702&sid=711ec510d0661c23e532aed47d333884

Tags:

AVR Microcontrollers, megaAVR and tinyAVR
Top
Gold Markclawson
clawson's picture
Level: Moderator
Joined: Mon. Jul 18, 2005
Posts: 104758 View posts
Location: (using avr-gcc in) Finchingfield, Essex, England
Posted by clawson: Sun. Jun 12, 2011 - 07:47 PM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

I guess (with a 32.768k async on T2) a program could be written to sweep OSCCAL through all 256 steps from 0 to 255 and at each then profile the clock and store the speed to EEPROM to get a complete sweep of what F_CPU (and hence what UBRR) can be achieved at each step.

It's interesting he seems to have had one device that can do 5.3M..17.78M and another does 3.9M..13.9M - that's quite an unexpected variation between devices.

Top