Problem with setting power levels SiLab SI4455 tranciever?

Go To Last Post
5 posts / 0 new
Author
Message
#1
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Has anyone used this part? I need to set the TX power level but have been unsuccessful. Documentation is less than complete and their Wireless Development Suite software tool for configuration is not the best piece of software I've used.
I've tried adding to the radio_config.h file

/*! @file radio_config.h
 * @brief This file contains the automatically generated
 * configurations.
 *
 * @b COPYRIGHT
 * @n Silicon Laboratories Confidential
 * @n Copyright 2012 Silicon Laboratories, Inc.
 * @n http://www.silabs.com
 */

#ifndef RADIO_CONFIG_H_
#define RADIO_CONFIG_H_


// USER DEFINED PARAMETERS
//
// DEFINE CUSTOM PARAMETERS HERE!

define RADIO_CONFIGURATION_DATA_PA_PWR_LVL             {0x0A}
// AUTOMATICALLY GENERATED CODE BELOW THIS LINE
//
// DO NOT EDIT/MODIFY BELOW!
// --------------------------------------------

and I have added

  si4455_set_property(SI4455_PROP_GRP_ID_PA,1,SI4455_PROP_GRP_INDEX_PA_PWR_LVL,0x0A);

to the vRadio_SetChip() function but nothing seems to have any effect.

  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

YOur code is incomplete, and you have not provided much to help us help you.

Which AVR are you using?
Post COMPLETE code. WHat you have posted so dar is all comments and a couple of defines and an addition to a function.
What is the project you are working on's function helps too.

I would rather attempt something great and fail, than attempt nothing and succeed - Fortune Cookie

 

"The critical shortage here is not stuff, but time." - Johan Ekdahl

 

"If you want a career with a known path - become an undertaker. Dead people don't sue!" - Kartman

"Why is there a "Highway to Hell" and only a "Stairway to Heaven"? A prediction of the expected traffic load?"  - Lee "theusch"

 

Speak sweetly. It makes your words easier to digest when at a later date you have to eat them ;-)  - Source Unknown

Please Read: Code-of-Conduct

Atmel Studio6.2/AS7, DipTrace, Quartus, MPLAB user

  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

The OP appears to be using the sample code provided by Silicon Labs for their product Si4455 Low Current Sub-GHz Transceiver.

The OP provided a portion of radio_config.h - included in AN692SW.ZIP Sample codes for Si4355/Si4455 programming guide AN692

Stan

  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Stan is correct. Have you used this chip Stan? I'm not using an AVR, the is why I posted to the general electronics forum. I'm using an 8051 and SDCC for the first time after 12 years of programming with AVRs AVRStudio and GCC. The processor is not relevant though, it could just as easily be an AVR or a PIC. The question concerns a peripheral. I was hoping that someone here would have experience setting up the Si4455 transceiver. You set the radio RF properties using their Wireless Development Suite software. This generates a header file like this:

/*! @file radio_config.h
 * @brief This file contains the automatically generated
 * configurations.
 *
 * @b COPYRIGHT
 * @n Silicon Laboratories Confidential
 * @n Copyright 2012 Silicon Laboratories, Inc.
 * @n http://www.silabs.com
 */

#ifndef RADIO_CONFIG_H_
#define RADIO_CONFIG_H_


// USER DEFINED PARAMETERS
//
// DEFINE CUSTOM PARAMETERS HERE!

#define RADIO_CONFIGURATION_DATA_INT_CTL_ENABLE                          { 0x05 }
#define RADIO_CONFIGURATION_DATA_INT_CTL_PH_ENABLE                       { 0x30 }

// AUTOMATICALLY GENERATED CODE BELOW THIS LINE
//
// DO NOT EDIT/MODIFY BELOW!
// --------------------------------------------

// EZCONFIG ARRAY & CRC

#define RADIO_CONFIGURATION_DATA_EZCONFIG_ARRAY { \
0x92, 0x67, 0xDD, 0x22, 0x88, 0xCA, 0x8C, 0x92, 0xBC, 0xEF, 0xC9, 0xC3, \
0xEC, 0x76, 0x50, 0x94, 0x9E, 0x3F, 0xE4, 0x67, 0x9B, 0x3C, 0x98, 0xBE, \
0x04, 0x00, 0xBB, 0x20, 0xBC, 0x16, 0xD6, 0xA6, 0xD6, 0x2D, 0xC4, 0xDF, \
0x39, 0x4A, 0x61, 0x30, 0x16, 0xCB, 0xF7, 0x30, 0xB1, 0x05, 0x58, 0x6C, \
0x09, 0x59, 0x46, 0xD8, 0x21, 0xA1, 0x4F, 0xD2, 0x46, 0x34, 0x04, 0xE2, \
0xAA, 0xF8, 0xD5, 0xA0, 0x42, 0x1A, 0xB0, 0x3D, 0x85, 0xC3, 0x9B, 0x7F, \
0xFD, 0x2B, 0xD8, 0x04, 0xC8, 0xBE, 0x06, 0xD5, 0x12, 0x90, 0x2A, 0x12, \
0x2B, 0x9D, 0x1F, 0xA7, 0x6E, 0xF2, 0xAA, 0x54, 0x61, 0xD9, 0x33, 0xC1, \
0xA8, 0x5E, 0x69, 0xA1, 0x26, 0x16, 0xEE, 0xD4, 0x47, 0x86, 0xD0, 0x5F, \
0x19, 0x3E, 0x67, 0x1A, 0x77, 0x72, 0x4C, 0x0E, 0x08, 0xA9, 0x86, 0x44, \
0x17, 0x85, 0x6B, 0x2C, 0x1E, 0xAA, 0x8E, 0x50, 0xAA, 0xA1, 0x97, 0xF9, \
0x95, 0x80, 0x5D, 0x82, 0x19, 0x61, 0x5A, 0x11, 0x61, 0x39, 0xC6, 0x12, \
0xB1, 0xAF, 0xAB, 0x54, 0xC7, 0x2A, 0x49, 0xF5, 0x80, 0xF9, 0x39, 0x26, \
0xB6, 0x64, 0xC7, 0x69, 0x29, 0xBB, 0xE2, 0xDF, 0x76, 0x49, 0xAA, 0x10, \
0x67, 0x30, 0xDF, 0xC8, 0x8A, 0x87, 0x0A, 0x8B, 0xF2, 0x1E, 0x4F, 0x46, \
0xC4, 0x07, 0xA2, 0x74, 0x00, 0xBE, 0xA0, 0xED, 0x5A, 0xBC, 0x7C, 0x1C, \
0xB2, 0xE9, 0xF1, 0xF3, 0xFB, 0x31, 0x94, 0x74, 0xB4, 0x84  }


#define RADIO_CONFIGURATION_DATA_EZCONFIG_ARRAY_CRC                      { 0x8912 }
#define RADIO_CONFIGURATION_DATA_RADIO_PACKET_LENGTH                     { 0x07 }
#define RADIO_CONFIGURATION_DATA_INT_CTL_ENABLE                           { 0x05 }
#define RADIO_CONFIGURATION_DATA_INT_CTL_PH_ENABLE                           { 0x30 }
#define RADIO_CONFIGURATION_DATA_INT_CTL_MODEM_ENABLE                           { 0x00 }
#define RADIO_CONFIGURATION_DATA_INT_CTL_CHIP_ENABLE                           { 0x04 }
#define RADIO_CONFIGURATION_DATA_RADIO_XO_FREQ                           { 30000000L }


// DEFAULT VALUES FOR CONFIGURATION PARAMETERS

#define RADIO_CONFIGURATION_DATA_RADIO_BOOT_OPTIONS_DEFAULT                0x01
#define RADIO_CONFIGURATION_DATA_RADIO_XTAL_OPTIONS_DEFAULT                0x00
#define RADIO_CONFIGURATION_DATA_RADIO_XO_FREQ_DEFAULT                     30000000L

#define RADIO_CONFIGURATION_DATA_INT_CTL_ENABLE_DEFAULT                    0x04
#define RADIO_CONFIGURATION_DATA_INT_CTL_PH_ENABLE_DEFAULT                 0x00
#define RADIO_CONFIGURATION_DATA_INT_CTL_MODEM_ENABLE_DEFAULT              0x00
#define RADIO_CONFIGURATION_DATA_INT_CTL_CHIP_ENABLE_DEFAULT               0x04

#define RADIO_CONFIGURATION_DATA_FRR_CTL_A_MODE_DEFAULT                    0x01
#define RADIO_CONFIGURATION_DATA_FRR_CTL_B_MODE_DEFAULT                    0x02
#define RADIO_CONFIGURATION_DATA_FRR_CTL_C_MODE_DEFAULT                    0x09
#define RADIO_CONFIGURATION_DATA_FRR_CTL_D_MODE_DEFAULT                    0x00

#define RADIO_CONFIGURATION_DATA_SYNC_BITS_31_24_DEFAULT                   0x2D
#define RADIO_CONFIGURATION_DATA_SYNC_BITS_23_16_DEFAULT                   0xD4

#define RADIO_CONFIGURATION_DATA_PA_PWR_LVL_DEFAULT                        0x7F

#define RADIO_CONFIGURATION_DATA_EZCONFIG_MODULATION_DEFAULT               0x02
#define RADIO_CONFIGURATION_DATA_EZCONFIG_XO_TUNE_DEFAULT                  0x40

#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_INTE_DEFAULT                 0x3C
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_2_DEFAULT               0x08
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_1_DEFAULT               0x00
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_0_DEFAULT               0x00
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_1_DEFAULT  0x00
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_0_DEFAULT  0x00

#define RADIO_CONFIGURATION_DATA_GPIO0_PIN_CFG_DEFAULT                     0x01
#define RADIO_CONFIGURATION_DATA_GPIO1_PIN_CFG_DEFAULT                     0x01
#define RADIO_CONFIGURATION_DATA_GPIO2_PIN_CFG_DEFAULT                     0x01
#define RADIO_CONFIGURATION_DATA_GPIO3_PIN_CFG_DEFAULT                     0x01
#define RADIO_CONFIGURATION_DATA_GPIO_NIRQ_MODE_DEFAULT                    0x00
#define RADIO_CONFIGURATION_DATA_GPIO_SDO_MODE_DEFAULT                     0x00
#define RADIO_CONFIGURATION_DATA_GPIO_GEN_CONFIG_DEFAULT                   0x00

#define RADIO_CONFIGURATION_DATA_RADIO_PACKET_LENGTH_DEFAULT               0x10
#define RADIO_CONFIGURATION_DATA_RADIO_STATE_AFTER_POWER_UP_DEFAULT        0x01
#define RADIO_CONFIGURATION_DATA_RADIO_DELAY_CNT_AFTER_RESET_DEFAULT       0x1000

#define RADIO_CONFIGURATION_DATA_RADIO_PATCH_INCLUDED                      0x00
#define RADIO_CONFIGURATION_DATA_RADIO_PATCH_SIZE                          0x00
#define RADIO_CONFIGURATION_DATA_RADIO_PATCH                               {  }

#ifndef RADIO_CONFIGURATION_DATA_EZCONFIG_ARRAY
#error "This property must be defined!"
#endif

#ifndef RADIO_CONFIGURATION_DATA_EZCONFIG_ARRAY_CRC
#error "This property must be defined!"
#endif

#ifndef RADIO_CONFIGURATION_DATA_RADIO_BOOT_OPTIONS
#define RADIO_CONFIGURATION_DATA_RADIO_BOOT_OPTIONS    { RADIO_CONFIGURATION_DATA_RADIO_BOOT_OPTIONS_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_RADIO_XTAL_OPTIONS
#define RADIO_CONFIGURATION_DATA_RADIO_XTAL_OPTIONS    { RADIO_CONFIGURATION_DATA_RADIO_XTAL_OPTIONS_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_RADIO_XO_FREQ
#define RADIO_CONFIGURATION_DATA_RADIO_XO_FREQ         { RADIO_CONFIGURATION_DATA_RADIO_XO_FREQ_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_INT_CTL_ENABLE
#define RADIO_CONFIGURATION_DATA_INT_CTL_ENABLE        { RADIO_CONFIGURATION_DATA_INT_CTL_ENABLE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_INT_CTL_PH_ENABLE
#define RADIO_CONFIGURATION_DATA_INT_CTL_PH_ENABLE     { RADIO_CONFIGURATION_DATA_INT_CTL_PH_ENABLE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_INT_CTL_MODEM_ENABLE
#define RADIO_CONFIGURATION_DATA_INT_CTL_MODEM_ENABLE  { RADIO_CONFIGURATION_DATA_INT_CTL_MODEM_ENABLE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_INT_CTL_CHIP_ENABLE
#define RADIO_CONFIGURATION_DATA_INT_CTL_CHIP_ENABLE   { RADIO_CONFIGURATION_DATA_INT_CTL_CHIP_ENABLE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FRR_CTL_A_MODE
#define RADIO_CONFIGURATION_DATA_FRR_CTL_A_MODE        { RADIO_CONFIGURATION_DATA_FRR_CTL_A_MODE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FRR_CTL_B_MODE
#define RADIO_CONFIGURATION_DATA_FRR_CTL_B_MODE        { RADIO_CONFIGURATION_DATA_FRR_CTL_B_MODE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FRR_CTL_C_MODE
#define RADIO_CONFIGURATION_DATA_FRR_CTL_C_MODE        { RADIO_CONFIGURATION_DATA_FRR_CTL_C_MODE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FRR_CTL_D_MODE
#define RADIO_CONFIGURATION_DATA_FRR_CTL_D_MODE        { RADIO_CONFIGURATION_DATA_FRR_CTL_D_MODE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_SYNC_BITS_31_24
#define RADIO_CONFIGURATION_DATA_SYNC_BITS_31_24       { RADIO_CONFIGURATION_DATA_SYNC_BITS_31_24_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_SYNC_BITS_23_16
#define RADIO_CONFIGURATION_DATA_SYNC_BITS_23_16       { RADIO_CONFIGURATION_DATA_SYNC_BITS_23_16_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_PA_PWR_LVL
#define RADIO_CONFIGURATION_DATA_PA_PWR_LVL            { RADIO_CONFIGURATION_DATA_PA_PWR_LVL_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_EZCONFIG_MODULATION
#define RADIO_CONFIGURATION_DATA_EZCONFIG_MODULATION   { RADIO_CONFIGURATION_DATA_EZCONFIG_MODULATION_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_EZCONFIG_XO_TUNE
#define RADIO_CONFIGURATION_DATA_EZCONFIG_XO_TUNE      { RADIO_CONFIGURATION_DATA_EZCONFIG_XO_TUNE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FREQ_CONTROL_INTE
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_INTE     { RADIO_CONFIGURATION_DATA_FREQ_CONTROL_INTE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_2
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_2   { RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_2_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_1
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_1   { RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_1_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_0
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_0   { RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_0_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_1
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_1  { RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_1_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_0
#define RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_0  {  RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_0_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_GPIO0_PIN_CFG
#define RADIO_CONFIGURATION_DATA_GPIO0_PIN_CFG         { RADIO_CONFIGURATION_DATA_GPIO0_PIN_CFG_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_GPIO1_PIN_CFG
#define RADIO_CONFIGURATION_DATA_GPIO1_PIN_CFG         { RADIO_CONFIGURATION_DATA_GPIO1_PIN_CFG_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_GPIO2_PIN_CFG
#define RADIO_CONFIGURATION_DATA_GPIO2_PIN_CFG         { RADIO_CONFIGURATION_DATA_GPIO2_PIN_CFG_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_GPIO3_PIN_CFG
#define RADIO_CONFIGURATION_DATA_GPIO3_PIN_CFG         { RADIO_CONFIGURATION_DATA_GPIO3_PIN_CFG_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_GPIO_NIRQ_MODE
#define RADIO_CONFIGURATION_DATA_GPIO_NIRQ_MODE        { RADIO_CONFIGURATION_DATA_GPIO_NIRQ_MODE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_GPIO_SDO_MODE
#define RADIO_CONFIGURATION_DATA_GPIO_SDO_MODE         { RADIO_CONFIGURATION_DATA_GPIO_SDO_MODE_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_GPIO_GEN_CONFIG
#define RADIO_CONFIGURATION_DATA_GPIO_GEN_CONFIG       { RADIO_CONFIGURATION_DATA_GPIO_GEN_CONFIG_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_RADIO_PACKET_LENGTH
#define RADIO_CONFIGURATION_DATA_RADIO_PACKET_LENGTH   { RADIO_CONFIGURATION_DATA_RADIO_PACKET_LENGTH_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_RADIO_STATE_AFTER_POWER_UP
#define RADIO_CONFIGURATION_DATA_RADIO_STATE_AFTER_POWER_UP  { RADIO_CONFIGURATION_DATA_RADIO_STATE_AFTER_POWER_UP_DEFAULT }
#endif

#ifndef RADIO_CONFIGURATION_DATA_RADIO_DELAY_CNT_AFTER_RESET
#define RADIO_CONFIGURATION_DATA_RADIO_DELAY_CNT_AFTER_RESET { RADIO_CONFIGURATION_DATA_RADIO_DELAY_CNT_AFTER_RESET_DEFAULT }
#endif

#define RADIO_CONFIGURATION_DATA { \
                            RADIO_CONFIGURATION_DATA_EZCONFIG_ARRAY,                   \
                            RADIO_CONFIGURATION_DATA_EZCONFIG_ARRAY_CRC,               \
                            RADIO_CONFIGURATION_DATA_RADIO_BOOT_OPTIONS,               \
                            RADIO_CONFIGURATION_DATA_RADIO_XTAL_OPTIONS,               \
                            RADIO_CONFIGURATION_DATA_RADIO_XO_FREQ,                    \
                            RADIO_CONFIGURATION_DATA_INT_CTL_ENABLE,                   \
                            RADIO_CONFIGURATION_DATA_INT_CTL_PH_ENABLE,                \
                            RADIO_CONFIGURATION_DATA_INT_CTL_MODEM_ENABLE,             \
                            RADIO_CONFIGURATION_DATA_INT_CTL_CHIP_ENABLE,              \
                            RADIO_CONFIGURATION_DATA_FRR_CTL_A_MODE,                   \
                            RADIO_CONFIGURATION_DATA_FRR_CTL_B_MODE,                   \
                            RADIO_CONFIGURATION_DATA_FRR_CTL_C_MODE,                   \
                            RADIO_CONFIGURATION_DATA_FRR_CTL_D_MODE,                   \
                            RADIO_CONFIGURATION_DATA_SYNC_BITS_31_24,                  \
                            RADIO_CONFIGURATION_DATA_SYNC_BITS_23_16,                  \
                            RADIO_CONFIGURATION_DATA_PA_PWR_LVL,                       \
                            RADIO_CONFIGURATION_DATA_EZCONFIG_MODULATION,              \
                            RADIO_CONFIGURATION_DATA_EZCONFIG_XO_TUNE,                 \
                            RADIO_CONFIGURATION_DATA_FREQ_CONTROL_INTE,                \
                            RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_2,              \
                            RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_1,              \
                            RADIO_CONFIGURATION_DATA_FREQ_CONTROL_FRAC_0,              \
                            RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_1, \
                            RADIO_CONFIGURATION_DATA_FREQ_CONTROL_CHANNEL_STEP_SIZE_0, \
                            RADIO_CONFIGURATION_DATA_GPIO0_PIN_CFG,                    \
                            RADIO_CONFIGURATION_DATA_GPIO1_PIN_CFG,                    \
                            RADIO_CONFIGURATION_DATA_GPIO2_PIN_CFG,                    \
                            RADIO_CONFIGURATION_DATA_GPIO3_PIN_CFG,                    \
                            RADIO_CONFIGURATION_DATA_GPIO_NIRQ_MODE,                   \
                            RADIO_CONFIGURATION_DATA_GPIO_SDO_MODE,                    \
                            RADIO_CONFIGURATION_DATA_GPIO_GEN_CONFIG,                  \
                            RADIO_CONFIGURATION_DATA_RADIO_PACKET_LENGTH,              \
                            RADIO_CONFIGURATION_DATA_RADIO_STATE_AFTER_POWER_UP,       \
                            RADIO_CONFIGURATION_DATA_RADIO_DELAY_CNT_AFTER_RESET       \
                            }


#endif /* RADIO_CONFIG_H_ */

unfortunately there is no documentation for the RADIO_CONFIGURATION_DATA_EZCONFIG_ARRAY.
There is also very sparse documentation for setting the registers programmatically although there is an API provided in the sample code. As for the project, there are 2 tranceivers, the master sends status requests and commands and the other sends status updates. Communication between the devices works well but I have not been able to adjust the TX power on the SI4455.

  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

I have not used this chip, just linking information to your post.

Stan