Atmega32 programming / jtag header

Go To Last Post
3 posts / 0 new
Author
Message
#1
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

I'm back to the AVR after a long absence, and feeling a bit rusty.

I see a lot of the example schematics have a programming header like this:

 PC2/TCK ---o  o--- GND
 PC4/TDO ---o  o--- VCC
 PC3/TMS ---o  o--- /RESET
     VCC ---o  o--- NC
 PC5/TDI ---o  o--- GND

I also see the "JTAGICE mkII" document showing:

PB6/MISO ---o  o--- VCC
 PB7/SCK ---o  o--- MOSI/PB5
   RESET ---o  o--- GND

Is one of these formats preferred? Should I put both on? What hardware uses which (all I have right now is an STK500 and a JTAGICE 2).

Can you set me straight?

Thanks for your help.

  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

The one at the top is the JTAG the one at the bottom is for ISP. very different beasts.
Beware; with devices that have jtag there is an enable/disable fuse for the jtag operation. This comes proged for jtag on new devices.

Keep it simple it will not bite as hard

  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Thanks for the response. I think I'll put them both on this rev -- it is just a test board.