Interrupts Not Required

Log in or register to post comments
Go To Last Post
58 posts / 0 new
View All

Pages

mha11
mha11's picture
Level: Rookie
Joined: Sat. Jun 13, 2015
Posts: 32 View posts
Posted by mha11: Wed. Feb 6, 2019 - 09:01 PM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

No interrupts - all I/O is polled.

This book avoided interrupts; but it used an 8051, so maybe it had to.

"Patterns for time-triggered embedded systems" by Michael J Pont, from 2001, published by Pearson Education.
 

Mike

Top
Brian Fairchild
Brian Fairchild's picture
Level: Raving Lunatic
Joined: Thu. Oct 18, 2001
Posts: 4253 View posts
Location: Eastern England.
Posted by Brian Fairchild: Thu. Feb 7, 2019 - 10:29 AM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

mha11 wrote:

This book avoided interrupts; but it used an 8051, so maybe it had to.

 

The 8051 series actually has a more sophisticated interrupt system than the AVR as it has a two-level priority scheme. So no, it did not have to.

#1 This forum helps those that help themselves

#2 All grounds are not created equal

#3 How have you proved that your chip is running at xxMHz?

#4 "If you think you need floating point to solve the problem then you don't understand the problem. If you really do need floating point then you have a problem you do not understand." - Heater's ex-boss

Top
clawson
clawson's picture
Level: Moderator
Joined: Mon. Jul 18, 2005
Posts: 96968 View posts
Location: (using avr-gcc in) Finchingfield, Essex, England
Posted by clawson: Thu. Feb 7, 2019 - 10:45 AM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Brian Fairchild wrote:
a more sophisticated interrupt system than the AVR as it has a two-level priority scheme
This is a bit like Monty Python's Four Yorkshiremen but doesn't the Xmega have a 3 level priority system? ;-)

Top
sparrow2
sparrow2's picture
Level: Raving Lunatic
Joined: Mon. Oct 7, 2002
Posts: 6391 View posts
Location: Denmark
Posted by sparrow2: Thu. Feb 7, 2019 - 10:46 AM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Add :

And the 8051 had bank switch of the registers (mostly used for interrups), think if r24-r31 on a AVR could be changed to r8-r15 just by flipping a bit ;)   

Top
John_A_Brown
John_A_Brown's picture
Level: Raving Lunatic
Joined: Sat. Sep 20, 2003
Posts: 6052 View posts
Location: Surrey, England
Posted by John_A_Brown: Thu. Feb 7, 2019 - 11:34 AM
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

Wish I could switch my bank that easily.

Four legs good, two legs bad, three legs stable.

Top
gchapman
gchapman's picture
Level: 10k+ Postman
Joined: Tue. Jan 9, 2007
Posts: 10934 View posts
Location: Arlington, Texas, u.S.A.
Posted by gchapman: Thu. Feb 7, 2019 - 01:36 PM (Reply to #54)
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 0

smiley

4 (including NMI for XMEGA PMIC)

3 with NMI for unified memory AVR (tinyAVR 0-series, tinyAVR 1-series, megaAVR 0-series)

 

"Dare to be naïve." - Buckminster Fuller

Top
sparrow2
sparrow2's picture
Level: Raving Lunatic
Joined: Mon. Oct 7, 2002
Posts: 6391 View posts
Location: Denmark
Posted by sparrow2: Thu. Feb 7, 2019 - 01:43 PM (Reply to #57)
  • 1
  • 2
  • 3
  • 4
  • 5
Total votes: 1

unified memory AVR

?

The registers are moved from the memory map , so it should only be "changed memory AVR" devil 

Top

Pages

View All